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We have studied transport properties of Nb/Al/AlOx/Nb tunnel junctions with ultrathin alu-
minum oxide layers formed by (i) thermal oxidation and (ii) plasma oxidation, before and after rapid
thermal post-annealing of the completed structures at temperatures up to 550◦C. Post-annealing at
temperatures above 300◦C results in a significant decrease of the tunneling conductance of thermally-
grown barriers, while plasma-grown barriers start to change only at annealing temperatures above
450◦C. Fitting the experimental I-V curves of the junctions using the results of the microscopic the-
ory of direct tunneling shows that the annealing of thermally-grown oxides at temperatures above
300◦C results in a substantial increase of their average tunnel barriers height, from ∼1.8 eV to ∼2.45
eV, versus the practically unchanged height of ∼2.0 eV for the plasma-grown layers. This difference,
together with high endurance of annealed barriers under electric stress (breakdown field above 10
MV/cm) may enable all-AlOx and SiO2/AlOx layered ”crested” barriers for advanced floating-gate
memory applications.
PACS numbers: 73.40.Rw, 85.30.Kk, 85.30.Mn
Calculations1,2,3 indicate that tunnel conductance of
layered barriers, in particular those with ”crested” po-
tential profile peaking in the middle, may be much more
sensitive to the applied voltage than that of the uniform
layers.4 This sensitivity, if combined with high endurance
to electric stress, may be used in advanced floating-
gate memories, including fast and scalable random access
memories5 and fast single- and few-electron memories,6,7
and ultradense data storage systems,1 as well as for
improvement of the usual nonvolatile (e.g., ”flash”)
memories.8,9 However, finding an appropriate combina-
tion of materials for crested barrier layers presents a chal-
lenge. Indeed, numerous experiments (for a review see,
e.g., Ref.[10]) indicate that just a few known CMOS-
compatible materials may combine the barrier height
sufficient for thermionic current suppression at room
temperature (above ∼1.5 eV), with the necessary high
breakdown field (above 10 MV/cm), and negligible trap-
assisted tunneling. To our knowledge (see also the recent
theoretical calculations)11, the list of such candidate ma-
terials is essentially limited to: (i) silicon dioxide, (ii)
low-trap-density silicon nitride that may be grown using
special methods,12,13 and (iii) aluminum oxides grown
by a variety of methods including notably thermal14 and
plasma15 oxidation.
The goal of this paper is to show that the aluminum
oxides represent a good material choice for fabrication
of crested barriers. Experimental measurements of the
most important parameter in this context, the average
tunnel barrier height 〈U〉, have been reported for alu-
minum oxide layers in quite a few publications. Unfor-
tunately, the cited values of 〈U〉, are scattered rather
broadly: for thermally-grown oxides, most results are in
the range from 1.7 to 2.5 eV (see, e.g., Refs. [16-22]),
but values as low as 1.2 eV,23 and as high as 4.75 eV,24
or even 20 eV,25 have also been derived from the data.
Similarly, for plasma-grown layers, most reported values
of 〈U〉, are in the range from 1.7 to 2.3 eV (see, e.g., Refs.
[24], [26-30]),31 but numbers as high as 3.6 eV have also
been claimed.29 The published results for the apparent
barrier asymmetry, ∆U ≡ Umax − Umin, are scattered
even more, from a few tenths of eV all the way up to 6
eV,24 and the only apparent consensus is that the bar-
rier is always higher at the top (counter-electrode) inter-
face. Probably, the most important source of these differ-
ences are those of the film fabrication, including the sub-
strate temperature (that has not always been carefully
monitored) and the counter-electrode material. However,
some result scattering may be also attributed to the vari-
ety of techniques used for barrier height measurement, in-
cluding I-V curve fitting,16,17,18,19,20,21,22,24,25,27,28,29,30
photoelectric effect,18,20,26 and ballistic electron emission
spectroscopy.23 Some of these methods may give rather
inaccurate results. For example, as it has been shown in
our recent work,22 fitting of I-V curves of aluminum ox-
ide barriers with WKB approximation results may lead
to substantial errors, since such barriers are rather thin
and sharp. These errors may be dramatically increased
if low-V expansions of WKB formulas32,33 are used, as
this procedure is highly vulnerable to minor additional
currents due to inelastic (e.g., trap-assisted) tunneling
- see, e.g., Fig. 2 and its discussion below. Our experi-
ence shows that fitting the slope of the ”Fowler-Nordheim
plot” (lnI vs. 1/V ) of high-V data may also lead to very
substantial errors. The experimental information on the
effective mass of the tunneling electrons is even more lim-
ited (see the discussion below).
One more motivation for additional experimentation
was to study the effects of rapid thermal post-annealing
of tunnel junctions. It was noticed previously that ther-
mal annealing may improve tunneling magnetoresistance
of junctions between magnetic layers34,35,36,37,38,39,40
and, for high annealing temperatures Ta, change the
atomic structure of the oxide quite substantially41. How-
2ever, the annealing effect on the barrier height 〈U〉, has
not been studied in any detail, to the best of our knowl-
edge. (Some changes in 〈U〉, at Ta < 300
◦C were no-
ticed in Refs. [34], [36], and [38-40], but the uncertainty
of the results, obtained using the WKB expansion,32,33
was comparable with the change itself.) Thus, we have
carried out detailed studies of tunnel barriers grown by
thermal and plasma oxidation of aluminum, and rapid
post-annealed at various temperatures.
FIG. 1: Experimental current density J as a function of the
applied dc voltage V for Nb/Al/AlOx/Nb junctions with (a)
thermally-grown (Crest 5) and (b) plasma-grown (Crest 19)
oxide layers, before and after the rapid thermal anneals at
indicated temperatures, as measured at 4.2 K. The noisy flat-
tening of the lower curve in panel (b) at small voltages is due
to leakage of our measurement setup at I ≤ 10−13 A.
The oxide layers have been grown on oxidized Si wafers
(ρ ≈ 10 Ω-cm) covered by 500 nm of thermally-grown
SiO2, as components of standard Nb-trilayer junctions.
42
The oxides were formed in-situ on 10-nm-thick aluminum
films that had been dc-magnetron-sputtered on similarly
deposited 150-nm-thick niobium films, using either expo-
sure to dry oxygen or in 13.6 MHz oxygen plasma, both
at room temperature. (Wafers were kept on a water-
cooled, dc-insulated holder.) After in-situ sputtering of a
niobium 100-nm-thick counter-electrode and sample pat-
terning into junctions of various area A (3×3, 30×30,
and 300×300 mm2), a few chips from each wafer were
subjected to rapid thermal annealing. DC I-V measure-
ments of both as-oxidized and annealed junctions have
been carried out at both room and helium (4.2 K) tem-
peratures, using a special low-noise, high-sensitive setup.
Voltage sweeps with gradually growing amplitude were
used to characterize transport up to the very onset of
hard breakdown.
Here we focus on comparing the results from two rep-
resentative wafers: ”Crest 5” (thermal oxidation for 40
minutes at 100 Torr) and ”Crest 19” (plasma oxidation
for 3 minutes at 15 mTorr), both post-annealed at tem-
peratures up to 550◦C in inert atmosphere (either Ar
or N2).
43 The junctions, both before and after post-
annealing, were highly reproducible, with the r.m.s. on-
chip (junction-to-junction) variation of low-voltage con-
ductance from as low as 0.8% (considerably better than
any published results we are aware of ) to 20% (compa-
rable with the reported results - see, e.g., Ref. [44]).
FIG. 2: The nonlinear ”dynamic” conductance G(V ) ≡
dI/dV of a typical 450◦C-annealed sample from wafer Crest
5, measured at liquid-helium and room temperatures.
Figure 1 shows I-V curves of representative junc-
tions from these two wafers, both before and after post-
annealing at various temperatures. (These data have
been taken at helium temperature; however, the increase
of temperature to 300 K changes the current only slightly
- see Fig. 2). First of all, one can see that the annealing
above ∼300◦C leads to a considerable improvement of
the junction quality: the hard breakdown voltage Vb in-
creases, and the I-V curves show virtually no hysteresis
or ”soft breakdown”, up to Vb. (For thermally-grown ox-
ides annealed at ∼500◦C and beyond, the hysteresis ap-
pears again, though Vb continues to grow.) More quan-
titatively, the charge to breakdown, measured at room
temperature for samples annealed at 450◦C, stays above
105 C/cm2 (i.e., a few orders of magnitude higher than
3the level typical for industrial grade SiO2 barriers)
14 until
∼2.1 V for both Crest 5 and Crest 19 samples.
However, our most important observation is a dra-
matic difference between the effects of annealing tem-
perature upon the thermally-grown and plasma-grown
oxides: while the low-voltage conductance of the for-
mer junctions drops sharply starting above ∼300◦C and
reaches almost 6 orders of magnitude by 450◦C,45 the
reduction in the latter barriers is minor (below 2 orders
of magnitude) until the annealing temperature has been
raised to ∼500◦C. In order to give at least a phenomeno-
logical interpretation of this effect, we have used theoret-
ical fits to extract essential tunnel barrier parameters of
the AlOx layers.
FIG. 3: (a) High-resolution transmission-electron-microscope
images of a 450◦C post-annealed sample from wafer Crest 5
for two different magnifications and (b) magnified part of the
layered structure with the position of the electron energy loss
spectroscopy spectra indicated.
The shape of I-V curves of the samples (Fig. 1), and
their very weak temperature dependence (Fig. 2) are
consistent with the assumption of direct tunneling of elec-
trons through the barrier.46 [This conclusion is also sup-
ported by the results of high-resolution microscopy (Fig.
3) and electron energy loss spectroscopy (Fig. 4) of the
annealed samples, showing a well-defined oxide layer with
sharp interfaces with both base and counter-electrodes.]
This is why we have fitted our experimental data with re-
sults of a ”microscopic” (non-WKB) theory of such tun-
neling. Our general computer algorithm is based on the
FIG. 4: Results of the electron energy loss spectroscopy for
two energy ranges from the positions indicated in Fig. 3b:
1 - Nb base electrode, 2 - the middle of Al layer, 3 - AlOx
layer, and 4 - Nb counter-electrode. The spectra are back-
ground subtracted, and corrected for multiple scattering con-
tributions. The carbon K-edge present in all the spectra stems
from the carbon build-up during the spectrum acquisition and
is not a feature of the sample structure.
joint solution of the 1D Schro¨dinger equation (using the
transfer-matrix technique) and Poisson equation for tun-
neling electrons.47 However, we have found that the bar-
rier shape modification by the charge of tunneling elec-
trons is very small. The exclusion of the Poisson solver
from the code makes it very fast: simulation of one I-V
curve in ∼100 points with a few-percent accuracy takes
about 1 minute on a single-processor workstation. The
code has been checked on the results for SiO2 layers de-
scribed in Ref. [48], and gave similar results to those of
the theoretical calculations in that seminal paper.
Figure 5 shows the results of the fitting of the voltage
dependence of the specific dynamic conductance g(V ) ≡
A−1dI(V )/dV for junctions of both types post-annealed
at 450◦C. The advantage of fitting the semilog g(V ) plots
4rather than the lnI(V ) curves (Fig. 1) is that in the
former case the peculiarities of low-voltage behavior are
revealed more clearly - see also Fig. 2. They show, in par-
ticular, a minor ”cusp” contribution Gh ∝ |V |
α−1 to the
conductance (and hence Ih ∝ sgn(V )|V |
α to current,)
similar to that observed and discussed by others - see,
e.g., Refs. [46], [49-51]. Figure 2 shows that this current
component is more sensitive to temperature than the cur-
rent at higher voltages, though this temperature depen-
dence is still much weaker than that for the Poole-Frenkel
conductance mechanism.52 Though the exact identifica-
tion of the physics of the Ih component is beyond the
scope of this work, we believe that it is due to some sort
of hopping (trap-assisted tunneling) strongly affected by
the Coulomb interaction of the hopping electrons. In
fact, it may be best fitted with the values (α = 1.8±0.1
for Crest 5 and α = 2.0±0.3 for Crest 19) that are rela-
tively close to that of the classical Mott-Gurney law (α
= 2) for space-charge-limited current.53 A better agree-
ment would be hard to expect, since the Mott-Gurney
model implies that the layer thickness d is much larger
than the localization radius a of a typical trap, and the
thickness of our barriers (d ∼ 2 to 3 nm as shown below)
is comparable with the estimated value a ∼ 1 nm. For
the best fitting, we have subtracted Ih from the data (see
the dashed lines in Fig. 5), although the fitting results
are appropriate even for the raw data.
As Fig. 5 shows, a relatively good fitting of the data
may be achieved with the traditional trapezoidal (i.e.,
one-layer) model of the barrier. However, better fitting
is provided by the potential profile approximation with
two (for Crest 5) or three (for Crest 19) linear pieces,
implying a layered structure of the oxide. This is not
too surprising, since the complex interface chemistry, as
well as trapped charge impurities (see, e.g., Ref. [54])
may provide interfacial layers with properties different
from the oxide bulk. Note that while the I-V curve fit-
ting gives very definite results for the effective thickness
def = (m/m0)
1/2d of the layers, it cannot distinguish
the contributions to def from the effective mass m of the
tunneling electron and from the physical thickness d of
the barrier.55
In order to estimate d (and hence m), we have used
measurements of specific capacitance C0 of the annealed
junctions (at Ta=450
◦C). The specific capacitance has
turned out to be close to 2.8±0.7 mF/cm2 for Crest 5 and
2.3±0.5 mF/cm2 for Crest 19. Assuming that the dielec-
tric constant of the aluminum oxides is within the range
9±1 (cited in most publications), the capacitance values
imply that the physical thickness of oxides is 2.85±0.25
nm for the thermal growth and 3.45±0.25 nm for the
plasma oxidation. These estimates have been confirmed
using high-resolution transmission electron microscopy
(HRTEM). For example, Fig. 3 shows two images of a
representative Crest 5 junction annealed at 450◦C. The
picture quality is affected by the fact that the base Nb
electrode is relatively thick and polycrystalline, so its sur-
face is uneven at a-few-nm scale. Nevertheless, the im-
FIG. 5: Fitting of the specific dynamic conductance g(V ) ≡
A−1dI(V )/dV of post-annealed (450◦C) junctions with (a)
thermally-grown and (b) plasma-grown barriers with micro-
scopic theory of direct tunneling. Solid lines show raw data,
dashed lines - the data corrected for trap-assisted tunneling
(see the text), curves with solid points show the best fits with
one-layer (trapezoidal) model, while those with open points
for more complex potential profiles. The fitting parameters
(the average barrier height 〈U〉, asymmetry ∆U , and effec-
tive thickness def = (m/m0)
1/2d) are listed inside for each
layer, from the base electrode up).
ages reveal an amorphous AlOx layer with a thickness
of ∼3 nm, i.e. reasonably close to that extracted from
capacitance measurements.
Using the effective thickness determined by our fit-
ting procedure (see Fig. 5) we estimate the effective
mass (0.35±0.20)m0 for the thermally-grown oxide and
(0.50±0.15)m0 for the plasma-grown oxide. These values
are in a reasonable agreement with the theoretical result
0.4m0 of Ref. [56], but substantially somewhat lower
than the value ∼ 1.0m0, which may be deduced from the
experimental results of Ref. [58], assuming that the aver-
age barrier height for those films (thermally-grown with
UV stimulation and then annealed at 250◦C) is the same
5as for our thermally-grown layers annealed at the similar
temperature. (Probably, the reason of the discrepancy is
that the above assumption is incorrect, i.e. that the UV
stimulation increases the barrier height substantially.)
We have applied the fitting procedure described above
to extract the average barrier height for both as-grown
and post-annealed aluminum oxides. We found that the
average barrier height 〈U〉, of the thermally-grown oxide
increases rapidly at annealing temperatures above 300◦C:
from an initial value of ∼1.8 eV22 to ∼2.45 eV at 450◦C,
and remains close to this value for all the higher anneal-
ing temperatures we have explored (up to ∼550◦C). On
the other hand, the average barrier height of the plasma-
grown oxide remains practically unchanged at around
2 eV. Semi-quantitatively, this is directly visible from
the high-V experimental data shown in Fig. 1, since
the barrier height (expressed in electron-Volts) is always
close20 to the voltage of the maximum positive curva-
ture of semi-logarithmic plots lnI vs. V , corresponding
to the crossover between tunneling through the barrier
as a whole at lower voltages, and the Fowler-Nordheim
tunneling through its unsuppressed part at higher V .
Thus the average barrier height for thermally-grown,
post-annealed aluminum oxide layers is substantially (by
25%) higher than that in the plasma-grown layers. This
fact offers the possibility of using the oxides in layered
(e.g., ”crested”) barriers for advanced floating-gate mem-
ories and other applications.1 Figure 6 shows the tunnel
current density J ≡ I/A and the corresponding time
scale τ of floating gate recharging calculated for two
promising layer combinations: (i) thermal oxide similar
to annealed Crest 5, plus plasma oxide similar to Crest
19, and (ii) 1.25-nm SiO2 layer, plus AlOx layer similar
to Crest 19.
The plots show that the all-aluminum layered barrier
of type (i) may sustain the 10-year retention time (stan-
dard for nonvolatile memories) at voltages below 1.5 V,
while the voltage increase to ∼4 V (i.e., by a factor less
than 3, enabling a simple NOR structure of memory
blocks5) would cause the gate recharging in ∼10 µs. Such
write/erase time is still too long for RAM applications.
Notice, however, that the voltage applied to each of the
layers would be below 2.2 V, ensuring high endurance:
charge-to-breakdown well above 105 C/cm2, correspond-
ing to more than 106 re-write cycles. This option may be
attractive for low-voltage flash memories, especially be-
cause there are good prospects of increasing the barrier
endurance even further by using higher post-annealing
temperatures58 and/or Zr alloying of the barriers.59
The results for option (ii), i.e., SiO2/AlOx barriers, are
even more interesting. At V = 3.2 V (or higher) such a
barrier would allow the floating gate to recharge in less
than 1 nanosecond, with voltage about 1.6 V across each
layer. For electric fields that are so low, we could not even
measure the charge-to-breakdown experimentally, but a
simple extrapolation of the high-V data gives an esti-
mate of ∼1015C/cm2, corresponding to ∼1011 re-writing
cycles, which are sufficient for RAM applications. The
drawback of these barriers would be a relatively short re-
tention time (∼100 s at 1.5 V). Too short for nonvolatile
memories, this time is still sufficiently long for DRAM-
like memories with periodic refresh.
FIG. 6: Tunnel current density J = I/A(increasing with
the applied voltage V ) and the recharging time constant
τ ≡ C0V/J(V ) (decreasing with voltage) for two layered tun-
nel barriers and two uniform SiO2 barriers, calculated using
the aluminum oxide parameters shown in the inset of Fig. 5
and for silicon dioxide parameters taken from Ref. 48 (U=3.34
eV, m/m0 = 0.35). The used dielectric constant values are
10 and 3.9, respectively.
These estimates should be, of course, looked upon with
caution, since the calculations shown in Fig. 6 imply
that the two layers, which had been grown and measured
separately in our experiments, may be combined with-
out a substantial change of their properties. It is more
probable that the sequential deposition of the layers will
cause at least a moderate change of their parameters and,
hence, a deviation from these predictions. Note, however,
that these changes may be either detrimental or benefi-
cial for the crested barrier properties. Moreover, some
barrier parameters (e.g., thickness of the plasma-grown
layer) can be easily changed to compensate for undesir-
able barrier alterations and to improve the crested bar-
riers performance even further.
To summarize, we have found experimental evidence
that electron transport through thermally- or plasma-
grown, post-annealed ultrathin aluminum oxide layers is
dominated by direct tunneling in electric fields up to
∼10 MV/cm. The effective height of the correspond-
ing tunneling barriers, within the annealing temperature
range from 300◦C to 550◦C, is substantially dependent on
whether the layer has been grown by thermal or plasma
oxidation. This fact offers hope for the implementation
of layered all-AlOx and SiO2/AlOx barriers for advanced
floating-gate memories. Our plans are to explore such
barriers experimentally in near future.
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